Low Voltage Dual SPDT Analog Switch Dual 2:1 Multiplexer

The NLAS3158 is an advanced CMOS analog switch fabricated with silicon gate CMOS technology. It achieves very low propagation delay and RDS_{ON} resistances while maintaining CMOS low power dissipation. Analog and digital voltages that may vary across the full power–supply range (from V_{CC} to GND). This device is a drop in replacement for the PI5A3158.

The select pin has overvoltage protection that allows voltages above V_{CC} , up to 7.0 V to be present on the pin without damage or disruption of operation of the part, regardless of the operating voltage.

Features

- High Speed: $t_{PD} = 1.0$ ns (Typ) at $V_{CC} = 5.0$ V
- Low Power Dissipation: $I_{CC} = 1.0 \ \mu A$ (Max) at $T_A = 25^{\circ}C$
- Standard CMOS Logic Levels
- High Bandwidth, Improved Linearity
- Low RDS_{ON}: 8 Ω Max at 3 V
- Break Before Make Circuitry, Prevents Inadvertent Shorts
- This is a Pb–Free Device

Typical Applications

- Switches Standard NTSC/PAL Video, Audio, SPDIF and HDTV
- May be used for Clock Switching, Data MUX'ing, etc.
- Can Switch Balanced Signal Pairs, e.g. LVDS > 200 Mb/s


Important Information

- Latchup Performance Exceeds 300 mA
- Pin for Pin Drop in for PI5A3158
- TDFN Package, 3x1 mm
- ESD Performance: Human Body Model; > 2000 V; Machine Model; > 200 V
- Extended Automotive Temperature Range -55°C to +125°C (See Appendix A)




ON Semiconductor®

http://onsemi.com



DFN12 MN SUFFIX CASE 485AG

MARKING DIAGRAM



AS = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

FUNCTION TABLE

Select Input	Function
L	B0 Connected to A
H	B1 Connected to A




Figure 1. Pinout (Top View)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.5 to +7.0	V
DC Switch Input Voltage (Note 1)	V _{IS}	–0.5 to V _{CC} + 0.5	V
DC Input Voltage (Note 1)	V _{IN}	-0.5 to + 7.0	V
DC Input Diode Current @ $V_{IN} < 0 V$	IIK	-50	mA
DC Output Current	I _{OUT}	128	mA
DC V _{CC} or Ground Current	I _{CC} /I _{GND}	+100	mA
Storage Temperature Range	T _{stg}	-65 to +150	°C
Junction Temperature Under Bias	TJ	150	°C
Junction Lead Temperature (Soldering, 10 Seconds)	TL	260	°C
Power Dissipation @ +85°C	P _D	180	mW

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected. 1. The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

RECOMMENDED OPERATING CONDITIONS (Note 2)

Characteristic	Symbol	Min	Max	Unit
Supply Voltage Operating	V _{CC}	1.65	5.5	V
Select Input Voltage	V _{IN}	0	V _{CC}	V
Switch Input Voltage	V _{IS}	0	V _{CC}	V
Output Voltage	V _{OUT}	0	V _{CC}	V
Operating Temperature	T _A	-55	+125	°C
Input Rise and Fall Time Control Input $V_{CC} = 2.3 V-3.6 V$ Control Input $V_{CC} = 4.5 V-5.5 V$	t _r , t _f	0 0	10 5.0	ns/V
Thermal Resistance	θ_{JA}	-	350	°C/W

2. Select input must be held HIGH or LOW, it must not float.

			V _{CC}	Т	A = +25°	С	$T_A = -40^\circ$	C to +85°C	
Symbol	Parameter	Test Conditions	(V)	Min	Min Typ		Min	Max	Unit
VIH	HIGH Level Input Voltage		1.65–1.95 2.3–5.5				0.75 V _{CC} 0.7 V _{CC}		V
V _{IL}	LOW Level Input Voltage		1.65–1.95 2.3–5.5					0.25 V _{CC} 0.3 V _{CC}	V
I _{IN}	Input Leakage Current	$0 \le V_{IN} \le 5.5 V$	0–5.5		±0.0 5	±0.1		±1	μA
I _{OFF}	OFF State Leakage Current	$0 \le A, B \le V_{CC}$	1.65–5.5		±0.0 5	±0.1		±1	μΑ
R _{ON}	Switch On Resistance (Note 3)		4.5		3.0 5.0 7.0	6.0 8.0 13		6.0 8.0 13	Ω
		$V_{IN} = 0 V, I_O = 24 mA$ $V_{IN} = 3 V, I_O = -24 mA$	3.0		4.0 10	8.0 19		8.0 19	Ω
		$V_{IN} = 0 V, I_O = 8 mA$ $V_{IN} = 2.3 V, I_O = -8 mA$	2.3		5.0 13	9.0 24		9.0 24	Ω
		$V_{IN} = 0 V, I_O = 4 mA$ $V_{IN} = 1.65 V, I_O = -4 mA$	1.65		6.5 17	12 39		12 39	Ω
I _{CC}	Quiescent Supply Current All Channels ON or OFF	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0$	5.5			1.0		10	μΑ
	Analog Signal Range		V _{CC}	0		V _{CC}	0	V _{CC}	V
R _{RANGE}	On Resistance Over Signal Range (Note 3) (Note 7)	$ \begin{array}{l} I_A = -30 \text{ mA}, \ 0 \leq V_{Bn} \leq V_{CC} \\ I_A = -24 \text{ mA}, \ 0 \leq V_{Bn} \leq V_{CC} \\ I_A = -8 \text{ mA}, \ 0 \leq V_{Bn} \leq V_{CC} \\ I_A = -4 \text{ mA}, \ 0 \leq V_{Bn} \leq V_{CC} \end{array} $	4.5 3.0 2.3 1.65					25 50 100 300	Ω
ΔR _{ON}	On Resistance Match Between Channels (Note 3) (Note 4) (Note 5)	$ \begin{array}{l} I_A = -30 \text{ mA}, \ V_{Bn} = 3.15 \\ I_A = -24 \text{ mA}, \ V_{Bn} = 2.1 \\ I_A = -8 \text{ mA}, \ V_{Bn} = 1.6 \\ I_A = -4 \text{ mA}, \ V_{Bn} = 1.15 \end{array} $	4.5 3.0 2.3 1.65		0.15 0.2 0.5 0.5				Ω
R _{flat}	On Resistance Flatness (Note 3) (Note 4) (Note 6)	$ \begin{array}{l} I_A = -30 \text{ mA}, \ 0 \leq V_{Bn} \leq V_{CC} \\ I_A = -24 \text{ mA}, \ 0 \leq V_{Bn} \leq V_{CC} \\ I_A = -8 \text{ mA}, \ 0 \leq V_{Bn} \leq V_{CC} \\ I_A = -4 \text{ mA}, \ 0 \leq V_{Bn} \leq V_{CC} \end{array} $	5.0 3.3 2.5 1.8		5.0 10 24 110				Ω

DC ELECTRICAL CHARACTERISTICS (T_A = -40° C to $+85^{\circ}$ C)

Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B Ports).
 Parameter is characterized but not tested in production.
 ΔR_{ON} = R_{ON} max - R_{ON} min measured at identical V_{CC}, temperature and voltage levels.
 Flatness is defined as the difference between the maximum and minimum value of On Resistance over the specified range of conditions.

7. Guaranteed by Design.

		Test Conditions	V _{cc}	T,	_A = +25°	С	$T_A = -40^\circ$	C to +85°C	Unit	Figure Number
Symbol	Parameter		(V)	Min	Тур	Max	Min	Max		
t _{PHL} t _{PLH}	Propagation Delay Bus to Bus (Note 9)	V _I = OPEN	1.65–1.95 2.3–2.7 3.0–3.6 4.5–5.5			1.2 0.8 0.3			ns	Figures 2, 3
t _{PZL} t _{PZH}	Output Enable Time Turn On Time (A to B _n)	$\label{eq:VI} \begin{array}{l} V_{I} = 2 \times V_{CC} \mbox{ for } t_{PZL} \\ V_{I} = 0 \mbox{ V for } t_{PZH} \end{array}$	1.65–1.95 2.3–2.7 3.0–3.6 4.5–5.5			23 13 6.9 5.2	7.0 3.5 2.5 1.7	24 14 7.6 5.7	ns	Figures 2, 3
t _{PLZ} t _{PHZ}	Output Disable Time Turn Off Time (A Port to B Port)	$\label{eq:VI} \begin{array}{l} V_{I} = 2 \times V_{CC} \mbox{ for } t_{PLZ} \\ V_{I} = 0 \mbox{ V for } t_{PHZ} \end{array}$	1.65–1.95 2.3–2.7 3.0–3.6 4.5–5.5			12.5 7.0 5.0 3.5	3.0 2.0 1.5 0.8	13 7.5 5.3 3.8	ns	Figures 2, 3
t _{BBM}	Break Before Make Time (Note 8)	$R_L = 50 \Omega$ $C_L = 35 pF$	1.65–1.95 2.3–2.7 3.0–3.6 4.5–5.5	0.5 0.5 0.5 0.5			0.5 0.5 0.5 0.5		ns	Figure 4
Q	Charge Injection (Note 8)	$\begin{array}{l} C_{L} = 0.1 \; nF, V_{GEN} = 0 \; V \\ R_{GEN} = 0 \; \Omega \end{array}$	5.0 3.3		7.0 3.0				рС	Figure 5
OIRR	Off Isolation (Note 10) NO	R _L = 50 Ω f = 10 MHz	1.65–5.5		-55				dB	Figures 6, 16
OIRR	Off Isolation (Note 10) NC	R _L = 50 Ω f = 10 MHz	1.65–5.5		-48				dB	Figures 6, 16
Xtalk	Crosstalk	R _L = 50 Ω f = 10 MHz	1.65–5.5		-54				dB	Figure 7
BW	-3 dB Bandwidth	R _L = 50 Ω	2.5–5.5		250				MHz	Figures 10, 15
THD	Total Harmonic Distortion (Note 8)	$R_{L} = 600 \Omega$ 0.5 V _{P-P} f = 600 Hz to 20 kHz	2.5 5.0		0.014 0.004				%	Figure 11

AC ELECTRICAL CHARACTERISTICS (T_A = -40° C to $+85^{\circ}$ C)

CAPACITANCE (Note 11)

Symbol	Parameter	Test Conditions	Тур	Max	Unit	Figure Number
C _{IN}	Select Pin Input Capacitance	$V_{CC} = 0 V$	2.3		pF	
C _{IO-B}	B Port Off Capacitance	V _{CC} = 5.0 V	6.5		pF	Figure 8
C _{IOA-ON}	A Port Capacitance when Switch is Enabled	V _{CC} = 5.0 V	18.5		pF	Figure 9

8. Guaranteed by Design.
 9. This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the On Resistance of the switch and the 35 pF load capacitance, when driven by an ideal voltage source (zero output impedance).
 10. Off Isolation = 20 log₁₀ [V_A/V_{Bn}].
 11. T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested in production.

APPENDIX A DC ELECTRICAL EXTENDED AUTOMOTIVE TEMPERATURE RANGE CHARACTERISTICS (Note 14)

			Vcc		T _A = +25°C	;	T _A = -55°C	to +125°C	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Мах	Min	Max	Unit
V _{IH}	HIGH Level Input Voltage		1.65–1.95 2.3–5.5				0.75 V _{CC} 0.7 V _{CC}		V
V _{IL}	LOW Level Input Voltage		1.65–1.95 2.3–5.5					0.25 V _{CC} 0.3 V _{CC}	V
I _{IN}	Input Leakage Current	$0 \le V_{IN} \le 5.5 V$	0–5.5		±0.05	±0.1		±1	μΑ
I _{OFF}	OFF State Leakage Current	$0 \le A, B \le V_{CC}$	1.65–5.5		±0.05	±0.1		±1	μΑ
R _{ON}	Switch On Resistance (Note 12)		4.5		3.0 5.0 7.0			8.5 13.0 15.0	Ω
		$V_{IN} = 0 V$, $I_O = 24 mA$ $V_{IN} = 3 V$, $I_O = -24 mA$	3.0		4.0 10			11 20	
		$V_{IN} = 0 \text{ V}, I_O = 8 \text{ mA}$ $V_{IN} = 2.3 \text{ V}, I_O = -8 \text{ mA}$	2.3		5.0 13			12 30	
		$V_{IN} = 0 V$, $I_O = 4 mA$ $V_{IN} = 1.65 V$, $I_O = -4 mA$	1.65		6.5 17			20 50	
Icc	Quiescent Supply Current All Channels ON or OFF	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0$	5.5			1.0		10	μΑ
	Analog Signal Range		V _{CC}	0		V _{CC}	0	V _{CC}	V
R _{RANGE}	On Resistance Over Signal Range	I_{A} = –30 mA, 0 \leq V_{Bn} \leq V_{CC}	4.5					25	Ω
	(Note 12) (Note 13)	$I_A = -24 \text{ mA}, 0 \le V_{Bn} \le V_{CC}$	3.0 2.3					50 100	
		$\begin{array}{l} I_{A} = -8 \text{ mA}, \ 0 \leq V_{Bn} \\ \leq V_{CC} \\ I_{A} = -4 \text{ mA}, \ 0 \leq V_{Bn} \\ \leq V_{CC} \end{array}$	2.3 1.65					300	

Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B Ports).
 Guaranteed by Design.


14. For ΔR_{ON} , R_{FLAT} see $-40^{\circ}C$ to $+85^{\circ}C$ section.


APPENDIX A AC ELECTRICAL EXTENDED AUTOMOTIVE TEMPERATURE RANGE CHARACTERISTICS

		V _{CC}	$T_{A} = +25$		°C	T _A = -55°C	to +125°C		Figure	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Unit	Number
t _{PHL} t _{PLH}	Propagation Delay Bus to Bus (Note 16)	V _I = OPEN	1.65–1.95 2.3–2.7 3.0–3.6 4.5–5.5					1.2 0.8 0.3	ns	Figures 2, 3
t _{PZL} t _{PZH}	Output Enable Time Turn On Time (A to B _n)	$V_{I} = 2 \times V_{CC} \text{ for } t_{PZL}$ $V_{I} = 0 \text{ V for } t_{PZH}$	1.65–1.95 2.3–2.7 3.0–3.6 4.5–5.5			23 13 6.9 5.2	7.0 3.5 2.5 1.7	24 14 9.0 7.0	ns	Figures 2, 3
t _{PLZ} t _{PHZ}	Output Disable Time Turn Off Time (A Port to B Port)	$\label{eq:VI} \begin{array}{l} V_{I} = 2 \times V_{CC} \mbox{ for } t_{PLZ} \\ V_{I} = 0 \mbox{ V for } t_{PHZ} \end{array}$	1.65–1.95 2.3–2.7 3.0–3.6 4.5–5.5			12.5 7.0 5.0 3.5	3.0 2.0 1.5 0.8	13 7.5 6.5 5.0	ns	Figures 2, 3
t _{B-M}	Break Before Make Time (Note 15)		1.65–1.95 2.3–2.7 3.0–3.6 4.5–5.5				0.5 0.5 0.5 0.5		ns	Figure 4

15. Guaranteed by Design.
16. This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the On Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

AC LOADING AND WAVEFORMS

















Figure 4. Break Before Make Interval Timing






















Figure 9. Channel On Capacitance




Figure 10. Bandwidth





Figure 11. Total Harmonic Distortion vs. Frequency






Figure 13. R_{ON} vs. V_{IN} vs. Temperature @ V_{CC} = 4.5 V




Figure 14. On-Resistance vs. Input Voltage




Figure 15. Bandwidth vs. Frequency




Figure 16. Off–Isolation vs. Frequency

Figure 17. Phase Angle vs. Frequency


DEVICE ORDERING INFORMATION

		Devi	ce Nomenc	lature			
Device Order Number	Circuit Indicator	Technology	Device Function	Package Suffix	Tape & Reel Suffix	Package Type	Tape & Reel Size [†]
NLAS3158MNR2G	NL	AS	3158	MN	R2	QFN (Pb–Free)	3000 Unit / Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

DFN12 3.0*1.0*0.8 MM CASE 485AG-01 ISSUE O



NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETER.
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION b APPLIES TO TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM
- FROM TERMINAL. 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

FAD		_ A3 III	-						
	MILLIN	MILLIMETERS							
DIM	MIN	MIN MAX							
Α	0.70	0.90							
A1	0.00	0.05							
A3	0.20	REF							
b	0.18	0.30							
D	3.00	3.00 BSC							
Е	1.00 BSC								
е	0.50	BSC							

0.20 0.40

ON Semiconductor and I are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application intended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC was negligent regarding the design or manufacture of the part. SCILLC and its officers, employee. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.